Complementary Silicon Plastic Power Transistors

These devices are designed for use in general–purpose amplifier and switching applications.

Features

- High DC Current Gain
- High Current Gain Bandwidth Product
- TO-220 Compact Package
- These Devices are Pb-Free and are RoHS Compliant*

MAXIMUM RATINGS (Note 1)

Rating	Symbol	Value	Unit
Collector–Emitter Voltage 2N6111, 2N6288 2N6109 2N6107, 2N6292	V _{CEO}	30 50 70	Vdc
Collector–Base Voltage 2N6111, 2N6288 2N6109 2N6107, 2N6292	V _{CB}	40 60 80	Vdc
Emitter-Base Voltage	V _{EB}	5.0	Vdc
Collector Current – Continuous	I _C	7.0	Adc
Collector Current – Peak	I _{CM}	10	Adc
Base Current	I _B	3.0	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	40 0.32	W W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS


Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	3.125	°C/W




ON Semiconductor®


www.onsemi.com

7 AMPERE POWER TRANSISTORS COMPLEMENTARY SILICON 30 – 50 – 70 VOLTS, 40 WATTS





MARKING DIAGRAM



2N6xxx = Specific Device Code xxx = See Table on Page 4 G = Pb-Free Package A = Assembly Location

Y = Year WW = Work Week

ORDERING INFORMATION

See detailed ordering, marking, and shipping information in the package dimensions section on page 4 of this data sheet.

^{1.} Indicates JEDEC Registered Data.

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted) (Note 2)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS			•	•
Collector–Emitter Sustaining Voltage (Note 3) $ \begin{pmatrix} I_C = 100 \text{ mAdc, } I_B = 0 \end{pmatrix} $ $ 2N6111, 2N6288 $ $ 2N6109 $ $ 2N6107, 2N6292 $	V _{CEO(sus)}	30 50 70	- - -	Vdc
Collector Cutoff Current (V _{CE} = 20 Vdc, I _B = 0) 2N6111, 2N6288	I _{CEO}	-	1.0	mAdc
(V _{CE} = 40 Vdc, I _B = 0) 2N6109 (V _{CE} = 60 Vdc, I _B = 0) 2N6107, 2N6292		-	1.0 1.0	
Collector Cutoff Current (V _{CE} = 40 Vdc, V _{EB(off)} = 1.5 Vdc) 2N6111, 2N6288	ICEX	-	100	μAdc
(V _{CE} = 60 Vdc, V _{EB(off)} = 1.5 Vdc) 2N6109 (V _{CE} = 80 Vdc, V _{EB(off)} = 1.5 Vdc) 2N6107, 2N6292		-	100 100	
(V _{CE} = 30 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 150°C) 2N6111, 2N6288 (V _{CE} = 50 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 150°C)		-	2.0	mAdc
2N6109 (V _{CE} = 70 Vdc, V _{EB(off)} = 1.5 Vdc, T _C = 150°C) 2N6107, 2N6292		-	2.0	
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)	I _{EBO}	-	1.0	mAdc
ON CHARACTERISTICS (Note 3)				
DC Current Gain $ \begin{aligned} &(I_C = 2.0 \text{ Adc, } V_{CE} = 4.0 \text{ Vdc}) \\ &2N6107, 2N6292 \\ &(I_C = 2.5 \text{ Adc, } V_{CE} = 4.0 \text{ Vdc}) \\ &2N6109 \\ &(I_C = 3.0 \text{ Adc, } V_{CE} = 4.0 \text{ Vdc}) \\ &2N6111, 2N6288 \\ &(I_C = 7.0 \text{ Adc, } V_{CE} = 4.0 \text{ Vdc}) \\ &All \text{ Devices} \end{aligned} $	h _{FE}	30 30 30 2.3	150 150 150 –	-
Collector–Emitter Saturation Voltage (I _C = 7.0 Adc, I _B = 3.0 Adc)	V _{CE(sat)}	-	3.5	Vdc
Base–Emitter On Voltage $(I_C = 7.0 \text{ Adc}, V_{CE} = 4.0 \text{ Vdc})$	V _{BE(on)}	-	3.0	Vdc
DYNAMIC CHARACTERISTICS	,		T	T
Current Gain – Bandwidth Product (Note 4) ($I_C = 500 \text{ mAdc}$, $V_{CE} = 4.0 \text{ Vdc}$, $f_{test} = 1.0 \text{ MHz}$) 2N6288, 2N6292 2N6107, 2N6109, 2N6111	f⊤	4.0 10	<u>-</u>	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$)	C _{ob}	-	250	pF
Small–Signal Current Gain ($I_C = 0.5 \text{ Adc}$, $V_{CE} = 4.0 \text{ Vdc}$, $f = 50 \text{ kHz}$)	h _{fe}	20	-	_

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Indicates JEDEC Registered Data.

3. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

^{4.} $f_T = |h_{fe}| \cdot f_{test}$





Figure 1. Power Derating



R_B and R_C ARE VARIED TO OBTAIN DESIRED CURRENT LEVELS

D1 MUST BE FAST RECOVERY TYPE, eg: 1N5825 USED ABOVE IB \approx 100 mA MSD6100 USED BELOW IB \approx 100 mA




Figure 3. Turn-On Time

Figure 2. Switching Time Test Circuit




Figure 4. Thermal Response




Figure 5. Active-Region Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_C - V_{CE}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $T_{J(pk)} = 150^{\circ}C$; T_{C} is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^{\circ}C$. $T_{J(pk)}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




Figure 6. Turn-Off Time





Figure 7. Capacitance


ORDERING INFORMATION

Device	Device Marking	Package	Shipping
2N6107G	2N6107	TO-220 (Pb-Free)	50 Units / Rail
2N6109G	2N6109	TO-220 (Pb-Free)	50 Units / Rail
2N6111G	2N6111	TO-220 (Pb-Free)	50 Units / Rail
2N6288G	2N6288	TO-220 (Pb-Free)	50 Units / Rail
2N6292G	2N6292	TO-220 (Pb-Free)	50 Units / Rail

PACKAGE DIMENSIONS

TO-220 CASE 221A-09 **ISSUE AH**





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.415	9.66	10.53
С	0.160	0.190	4.07	4.83
D	0.025	0.038	0.64	0.96
F	0.142	0.161	3.61	4.09
G	0.095	0.105	2.42	2.66
Н	0.110	0.161	2.80	4.10
J	0.014	0.024	0.36	0.61
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
Т	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04

STYLE 1:

BASE PIN 1.

COLLECTOR

EMITTER 3

COLLECTOR

ON Semiconductor and the 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any licensee under its patent rights of others. SCILLC products are not designed, intended, or other applications in systems in systems intended for surprised for use as components in systems intended for surprised in systems in systems. or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative