

September 1983 Revised August 2000

# MM74HC240 Inverting Octal 3-STATE Buffer

## **General Description**

The MM74HC240 3-STATE buffer utilizes advanced silicon-gate CMOS technology. It possesses high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits achieve speeds comparable to low power Schottky devices, while retaining the advantage of CMOS circuitry, i.e., high noise immunity and low power consumption. It has a fanout of 15 LS-TTL equivalent inputs.

The MM74HC240 is an inverting buffer and has two active LOW enables ( $1\overline{G}$  and  $2\overline{G}$ ). Each enable independently controls 4 buffers.

All inputs are protected from damage due to static discharge by diodes to  $\ensuremath{V_{CC}}$  and ground.

#### **Features**


- Typical propagation delay: 12 ns
- 3-STATE outputs for connection to system buses
- Wide power supply range: 2-6V
- Low quiescent supply current: 80 µA (74 Series)
- Output current: 6 mA

# **Ordering Code:**

Order Number	Package Number	Package Description
MM74HC240WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
MM74HC240SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC240MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC240N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Connection Diagram**




#### **Truth Table**

1G	1A	1Y	2G	2A	2Y
L	L	Н	L	L	Н
L	Н	L	L	Н	L
Н	L	Z	Н	L	Z
Н	Н	Z	Н	Н	Z

H = HIGH Level L = LOW Level Z = HIGH Impedance

# Logic Diagram



# Absolute Maximum Ratings(Note 1)

(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5 to $+7.0$ V
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC}$ +1.5 $V$
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{CC}$ $+0.5V$
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±35 mA
DC $\rm V_{CC}$ or GND Current, per pin ( $\rm I_{CC})$	±70 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

# Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage	0	$V_{CC}$	V
$(V_{IN}, V_{OUT})$			
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
$(t_{\rm r}, t_{\rm f}) V_{\rm CC} = 2.0 V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: –
12 mW/°C from 65°C to 85°C.

# DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	$T_A = 25^{\circ}C$		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	T <sub>A</sub> = -55 to 125°C	Units
Symbol				Тур		Guaranteed L	imits	Ullits
V <sub>IH</sub>	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
V <sub>IL</sub>	Maximum LOW Level		2.0V		0.5	0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	V
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH}$ or $V_{IL}$						
	Output Voltage	$ I_{OUT}  \le 20 \ \mu A$	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH}$ or $V_{IL}$						
		$ I_{OUT}  \le 6.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
		$ I_{OUT}  \le 7.8 \text{ mA}$	6.0V	5.7	5.48	5.34	5.2	V
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH}$ or $V_{IL}$						
	Output Voltage	$ I_{OUT}  \le 20 \ \mu A$	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH}$ or $V_{IL}$						
		$ I_{OUT}  \le 6.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
		$ I_{OUT}  \le 7.8 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V
I <sub>IN</sub>	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μΑ
I <sub>OZ</sub>	Maximum 3-STATE	$V_{IN} = V_{IH}$ or $V_{IL}$						
	Output Leakage	$V_{OUT} = V_{CC}$ or GND	6.0V	1	±0.5	±5	±10	μΑ
	Current	$\overline{G} = V_{IH}, G = V_{IL}$						
I <sub>CC</sub>	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		8.0	80	160	
	Supply Current	$I_{OUT} = 0 \mu A$	0.UV		8.0	80	100	μΑ

Note 4: For a power supply of 5V  $\pm$ 10% the worst case output voltages ( $V_{OH}$ , and  $V_{OL}$ ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5V$  and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.

# **AC Electrical Characteristics**

 $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $t_r = t_f = 6$  ns


Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay	C <sub>L</sub> = 45 pF	12	18	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Enable Delay	$R_L = 1 \text{ k}\Omega$	14	28	ns
	to Active Output	C <sub>L</sub> = 45 pF	14		115
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Disable Delay	$R_L = 1 k\Omega$	13	25	20
	from Active Output	$C_L = 5 pF$	13	25	ns

# **AC Electrical Characteristics**


 $V_{CC}$  = 2.0V to 6.0V,  $C_L$  = 50 pF,  $t_r$  =  $t_f$  = 6 ns (unless otherwise specified)


Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C		T <sub>A</sub> = -40 to 85°C	T <sub>A</sub> = -55 to 125°C	Units	
Syllibol	raiailletei	Conditions	• CC	Тур	Guaranteed Limits		imits	- 0	
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation	C <sub>L</sub> = 50 pF	2.0V	55	100	126	149	ns	
	Delay	C <sub>L</sub> = 150 pF	2.0V	80	150	190	224	ns	
		C <sub>L</sub> = 50 pF	4.5V	12	20	25	30	ns	
		C <sub>L</sub> = 150 pF	4.5V	22	30	38	45	ns	
		C <sub>L</sub> = 50 pF	6.0V	11	17	21	25	ns	
		C <sub>L</sub> = 150 pF	6.0V	28	26	32	38	ns	
$t_{PZH}, t_{PZL}$	Maximum Output Enable	$R_L = 1 k\Omega$							
	TIme	C <sub>L</sub> = 50 pF	2.0V	75	150	189	224	ns	
		C <sub>L</sub> = 150 pF	2.0V	100	200	252	298	ns	
		C <sub>L</sub> = 50 pF	4.5V	15	30	38	45	ns	
		C <sub>L</sub> = 150 pF	4.5V	20	40	50	60	ns	
		C <sub>L</sub> = 50 pF	6.0V	13	26	32	38	ns	
		C <sub>L</sub> = 150 pF	6.0V	17	34	43	51	ns	
$t_{PHZ},t_{PLZ}$	Maximum Output Disable	$R_L = 1 k\Omega$	2.0V	75	150	189	224	ns	
	Time	$C_L = 50 pF$	4.5V	15	30	38	45	ns	
			6.0V	13	26	32	38	ns	
$t_{TLH}$ , $t_{THL}$	Maximum Output		2.0V		60	75	90	ns	
	Rise and Fall Time		4.5V		12	15	18	ns	
			6.0V		10	13	15	ns	
C <sub>PD</sub>	Power Dissipation	(per buffer)							
	Capacitance (Note 5)	$\overline{G} = V_{IH}$		12				pF	
		$\overline{G} = V_{IL}$		50				pF	
C <sub>IN</sub>	Maximum Input Capacitance			5	10	10	10	pF	
C <sub>OUT</sub>	Maximum Output Capacitance			10	20	20	20	pF	

Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$ .




20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M20B





# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com